ORIGINAL ARTICLE



Simulation and validation of diagram ladder—petri nets

J. C. Quezada¹ · J. Medina² · E. Flores¹ · J. C. Seck Tuoh² · A. E. Solís¹ · V. Quezada¹

Received: 11 December 2015 / Accepted: 20 March 2016 © Springer-Verlag London 2016

Abstract Automated systems based on programmable logic controllers (PLC) are still applied in discrete event systems (DES) for controlling and monitoring of industrial processes signals. PLC-based control systems are characterized for having physical input and output signals coming from and going to sensors and actuators, respectively, which they are in direct contact with the production or manufacturing process. The input subsystem to PLC consists of sensor-wiring-physical inputs module, and it can present two kinds of faults: short circuit or open circuit, in one or more signals of the process physical inputs, which it causes faults in the control and/or in the control algorithms behavior. Ladder diagram (LD) is one of the five programming languages supported by the International Electrotechnical Commission (IEC) through the IEC-61131-3 standard, and it remains being used at industry for control algorithm design of PLC-based systems. This paper proposes the simulation and validation of control algorithms developed in LD by using Petri Nets (PN) in order to deal with the possible fault options (short circuit and/or open circuit) in the physical inputs subsystem of a PLC-based control system. One control algorithms in LD have been analyzed in order to show the advantages of the proposed approach.

Published online: 14 May 2016

Keywords Control algorithms · Discrete event systems · Ladder diagram · Petri nets · Programmable logic controller · Simulation · Validation

1 Introduction

Control based on programmable logic controllers (PLC) still remains being used in a large variety of production or manufacturing processes. PLCs can be programmed through different programming languages, namely structured text (ST), instruction list (IL), function block diagram (FBD), sequential function chart (SFC), and ladder diagram (LD), which they are the five languages considered in the IEC-61131-3 standard (International Electrotechnical Commission) [1]. This standard establishes the syntax and semantics of these programming languages, but not the verification and/or validation of the control algorithms, which they have been and they are still developed based on the experience of those responsible for controlling the systems. The problem of guaranteeing safe control algorithms has been treated in theory through different approaches having as main basis the formal specifications of the system being controlled, and its validation or verification is based mainly on theoretical concepts. Approaches recently proposed are mentioned below.

Conversion of control algorithms into machines *B* for their formal analysis of security limitations is presented in [2]. Generating the machine *B* is based on the project's specifications. The informal specifications or non-explicit limitations are "*manually*" incorporated to the control algorithm refinement.

In [3], it is shown the modeling and validation of a PLC-based control system by using the behavior, interaction, and



Escuela Superior de Tizayuca, Universidad Autónoma del Estado de Hidalgo, Ext. 5700 km 2.5 Carretera Federal Tizayuca-Pachuca, Hidalgo, México

² Centro de Investigación Avanzada en Ingenieria Industrial, Universidad Autónoma del Estado de Hidalgo, Hidalgo, Mexico

priority (BIP) component framework. The authors propose a monitor per each of the properties being validated; then they integrate all the monitors in order to yield the global system for its respective simulation. If a requirement is violated, the corresponding monitor will change an error state. This approach was applied to a real system where "errors" are presented in the system's global design.

A formal verifying method, based on the user's specifications, is presented in [4]. Firstly, it is implemented in Unified Modeling Language (UML), and then it transformed into a Petri Net (PN) for its validation. The verifying process is accomplished through a tool Symbolic Model Checker (NuSMV), where the checker is based on the specifications and properties of the system, and it uses the temporal logic for defining the properties.

System's specifications are divided into operating predictions, operating behavior, exception conditions, exception behavior, and invariants. Temporal logic is the basis for sequencing the system states. All the previous introduces the concept of Reusable Automation Components (RAC) for a scanning of PLC, and the semantics for updating the system signals state, considering the system as valid if all of the behavior operations are successfully completed before the update and all the operating preconditions are not exception conditions, as well as each of exception behavior and each invariant must be successfully completed for each updating [5].

In [6], the authors mention software for validating control algorithms developed in Instruction List language; however, they consider that they are limited by being focused on theoretical attributes (security, liveliness, and reachability). The authors' proposal is to develop an environment that enables the visual verification of the control algorithms through a 3D graphical environment of the system to be controlled which it is based on a mapping from the state of the physical inputs and outputs of the PLC-based system.

An approach on verification and validation off-line of control algorithms is presented in [7]. This proposal is based on the III phase V & V method, which it involves tests on manual, model checker, and virtual commissioning for the system specifications. The authors consider that after fulfilling these proofs, the code may be implemented in a PLC-based system.

Approaches focused on detection and/or locations of faults in control algorithms of PLC-based systems have also been proposed.

In [8], the authors present a new method which it treats sensor fault as state variable to enforce fault diagnosis, it based in the builder of model of sensor fault into state equation to evaluate the control algorithm.

In [9], a diagnosis system for improving the reliability of PLC-based systems is proposed. The authors consider that system developers and programmers are not able to identify each fault that may occur in the system. Their approach, FDS-PLC (Fault Diagnosis System-Programmable Logic Controller), executes in "parallel" both the control system in the PLC and the diagnosis system based on a finite state machine, and it runs in a personal computer connected to the PLC. The diagnosis approach proposes an initial state of the system based on the specifications, the input signals' state is copied, the copied input is compared to that of the initial state; if there is no correspondence to the specifications, it is reported as "fault or unknown status"; otherwise, the system state is updated, and the reading of input signals as well as the comparison of their state is periodically continued.

In [10], it is considered that the main causes of faults in input signals are short circuit and open circuit due to damage at the connection lines from sensors to PLCs; or due to faults in the mechanical contacts of switches, or by damage in the electronic sensors. For the reliability of the input signals, the authors propose that various sensors have high reliability and to remove the "causes" in order to avoid short circuit, open circuit or connection line to PLC. The reliability of the input signal from the PLC production site can be estimated according to the control system characteristics, as well as the relationship between signals.

An example of sequence in LD is considered in [11], showing the "vulnerability" of the control algorithm. The system opens a door with the sequence of pushing four pushbuttons, a sensor detecting the door state (closed-open), as well as a button to reset the system conditions. It is considered that by pushing all the buttons at one time and in the same PLC scans the door would open because the control algorithm is executed each cycle from the left to right and from the top to bottom. The proposal of pushing all the buttons at one time is equivalent to the extreme case of short circuit fault for all input sensors to PLC; however, for this example, the door would not open, since the control algorithm in the PLC is executed each cycle based on the copy of the states of the input signals of a same "moment" (reading stage of input signals in the scan). The language Cadence SMV is used for validating control algorithms developed in LD. The modeling basis is the conversion of the control algorithm into LD, in logic AND, OR, and NOT.

The operation and states of sensors and actuators are continuously monitored through Framework OPC Server connected to the PLC. A vector of normal operating values of signals is compared to the real-time observed values; if a discrepancy exists, it will be indicated through an alarm [12]. A fault condition can coincide with the corresponding state at this moment of the process, which it would allow a sequence more in the process.

The use of real-time PN allows reading the states of process inputs and outputs, which they are compared to predetermined values; if a difference exists, the information



will be treated with fuzzy PN in order to diagnose and find the root cause of fault. For the state equation, it is added an equalization between the possible values mapping of the set of inputs and outputs, and the reachable markings from an initial marking [13].

A general procedure for fault detecting in PLC-based systems is presented in [14]. The authors consider some hardware and software problems for determining a generic fault, supported by light indicators at the modules integrating the PLC. It is important to highlight that a better understanding of the system allows an effective and efficient solution of faults.

In general, as far as we know, the proposed approaches on validation do not take into account physical faults of short circuit and open circuit in the input subsystems (sensorwiring-physical input module) in the PLC-based systems. In the present work, the concept of validation proposed in [15] it is considered, establishing that "the process of evaluating a model, simulation, or federation of models and simulations throughout the development and execution process to determine how well it satisfies the acceptability criteria within the context of the referent; the process of determining the degree to which a model is an accurate representation of the problem space from the perspective of the intended uses of the model".

In this paper, we show the simulation of control algorithms considering the behavior of scan of the PLC, besides, a method for validating control algorithms developed in LD in fault conditions in the physical inputs subsystem in a PLC-based control system is proposed. The proposed validation has been evaluated in a real application control algorithm, and it has allowed obtaining safety results about what conditions must be included in the LD in order to avoid they occur in case of fault.

This work has been organized as following. Sections 2 and 3 introduce concepts about PLC- and PN-based systems, respectively. Section 4 explains the faults of short circuit and open circuit, the signals characterization in PN elements, and their considerations in incidence matrix as well as the validation proposal of control algorithms developed in LD. Section 5 shows the validation in two real cases and the obtained results.

2 PLC-based control systems

PLC is a "digitally operating electronic system, designed for use in an industrial environment, which it uses a programmable memory for the internal storage of user-oriented instructions for implementing specific functions such as logic, sequencing, timing, counting and arithmetic, to control, through digital or analogue inputs and outputs, various




Fig. 1 PLC-based control system

types of machines or processes. Both the PLC and its associated peripherals are designed so that they can be easily integrated into an industrial control system and easily used in all their intended functions" and PLC-based system is a "user-built configuration, consisting of a programmable controller and associated peripherals, that is necessary for the intended automated system. It consists of units interconnected by cables or plug-in connections for permanent installation and by cables or other means for portable and transportable peripherals" [16].

PLC-based systems for DES are characterized by having physical input signals coming from the process (sensors, switches, selectors, among others), connected to the PLC input modules. Based on the state of these signals, the control algorithm is executed, and its results are reflected in the modules of physical output signals which they are connected to the process actuators (relays, contactors, electrovalves or solenoid valves, among others). Figure 1 shows a PLC-based control system.

2.1 Ladder diagram

LD is one of the five programming language supported by the standard IEC-61131-3 for developing PLC control algorithms. LD is considered a graphic-type language having as functioning basis the behavior of an electromechanical relay. In [17], it is defined like "modeling networks of simultaneous functioning electromechanical elements, such as relay contacts and coils, timers, counters, etc.".

A contact can be normally close (NC) or normally open (NO). For a PLC-based system, a NO and/or NC contact may come from a mechanical or electrical sensor, which it closes or opens the electrical circuit, to the physical inputs module, which it detects voltage presence or absence for the state (0 or 1) of the corresponding variable. Both the voltage level and signal type (direct or alternating) are in function of the input module. Also, a NO and/or NC contact may be a memory internal signal that is linked to a coil, internal too. A physical input signal might be considered as many times as necessary in the control algorithm through NO and/or NC contacts.

2.2 Scan of a program

The periodic or cyclic execution of a control algorithm is the operating basis of the PLC-based systems. Figure 2 [18]






Fig. 2 Cyclic running of a PLC control algorithm

shows, in a general way, the scan of the control algorithms, standing out the image of the states of physical input signals, with which the control algorithm is evaluated.

Ideally, during the evaluation time of the control algorithm at the scan period, a change in the state of the physical input signals does not affect the control execution, but until the new image of the states of input signals is updated. This allows evaluating, in an independent way, the control algorithm in function of possible states of the physical input signals.

3 Petri nets

PNs are a graphic and mathematical tool for modeling the DES behavior. From [19], Table 1 considers the formal definition of a PN in its basic form, as well as its analysis tools, which they are subsequently described.

As part of their formal definition, PNs offer tools for carrying out the analysis of the modeled system. Some of them are described following.

Table 1 Formal definition of a PN

A Petri net is a 5-tuple, PN = (P, T, F, W, M) where:

 $P = \{p_1, p_2, ..., p_m\}$ is a finite set of places,

 $T = \{t_1, t_2, ..., t_n\}$ is a finite set of transitions,

 $F \subseteq (P \times T) \cup (T \times P)$ is a set of arcs,

 $W: F \rightarrow \{1, 2, 3, ...\}$ is a weight function,

 $M_0: P \to \{0, 1, 2, ...\}$ is an initial marking, and

 $P \cap T = \emptyset$ and $P \cup T \neq \emptyset$



The coverability tree allows finding the possible markings of a PN from an initial marking M_0 . The PN will have M_k markings depending on which transitions are enabled, which ones are being enabled, and in which sequence each enabled transition is fired. The result of the firings sequence may be represented by means of a tree, where the root is the initial marking M_0 , and depending on the transitions' firing sequence, the tree branches with their respective new markings are generated [19].

3.2 Incidence matrix

In order to represent the dynamic behavior of the PNs, the incidence matrix is used, which relates the weightings of the input and output arcs from transitions to places and vice versa. For a PN with n transitions and m places, its incidence matrix $A = [a_{ij}]$ is an integer numbers matrix representing the weighting of the input and output arcs; a_{ij}^+ represents the weighting of output arcs from transitions, and a_{ij}^- represents input arcs to transitions. Equation 1 represents how the incidence matrix values are obtained.

$$a_{ij} = a_{ij}^{+} - a_{ij}^{-} \tag{1}$$

3.3 State equation

The state equation shows the marking in a sequence state through the relationship between the vector of a preceding state with certain system marking M_{k-1} , the transpose of the incidence matrix A and a firing vector u_k determining the process firing sequence. Equation 2 shows the relationship between them.

$$M_k = M_{k-1} + A^T u_k \tag{2}$$

4 Simulation control algorithms in LD with PN

In this section, we propose the mathematics equations to simulate the dynamic behavior of control algorithms development in LD with PN.

4.1 Characterization of signals

LD has as basis the behavior of an electromechanical relay, so contains NO and NC contacts and coils. A signal (of physical input and/or output or of memory) in a LD may have elements at diverse lines. In [18], a signal distribution based on the relay behavior is proposed; that is to say, if the signal is activated, the NO contacts close, and those



Table 2 Representation of a physical input by PN elements

Signal	Contact distribution	
$\stackrel{I_i}{\longrightarrow} \stackrel{\mathbf{I}_i^{o c}}{\longrightarrow}$	$I_{i}^{o} \qquad I_{i}^{o}$ \vdots I_{i}^{no} \vdots \vdots \vdots I_{i}^{nc}	

NC open. Also, we consider the definition of the net *LDPN* (Ladder Diagram Red de Petri).

Table 2 shows the distribution of a physical input signal by employing PN elements. Where I_i is a place representing a physical input signal, and I_i^o and I_i^c are places representing the NO and NC contacts of the signal, respectively. The use of the inhibitor arc allows that only one of transitions, \mathbf{I}_i^o or \mathbf{I}_i^c , are enabled, modeling the behavior of that only one type of contact of a same signal can be activated in a scanning. Such a distribution is analogue for physical output signals O_o as well as of internal memory B_b of the PLC. In general, the types of contacts of a signal are represented by the Eqs. 3a-3f.

$$I_i^o = \# \text{ contacts NO of physical inputs signals}$$
 (3a)

$$I_i^c = \# \text{ contacts NC of physical inputs signals}$$
 (3b)

$$O_o^o = \#$$
 contacts NO of physical outputs signals (3c)

$$O_o^c = \#$$
 contacts NC of physical outputs signals (3d)

$$B_b^o = \# \text{ contacts NO of memory signals}$$
 (3e)

$$B_b^c = \# \text{ contacts NC of memory signals}$$
 (3f)

The signals distribution must fulfill the following characteristics:

1. PN is binary, only may have as maximum, one token in each place, $W: F \longrightarrow 0, 1$,

Only one transition from I_i^o or I_i^c of a signal may be activated at a time, and its marking fulfills for Eqs. 4a–4c,

$$M(I_i) = \begin{bmatrix} 0 \\ 1 \end{bmatrix} \text{then } \left\{ \begin{aligned} M(I_i^o) &= 0 \text{ and } M(I_i^c) &= 1 \\ M(I_i^o) &= 1 \text{ and } M(I_i^c) &= 0 \end{aligned} \right\}$$

$$\tag{4a}$$

$$M(O_o) = \begin{bmatrix} 0 \\ 1 \end{bmatrix} \text{then } \begin{cases} M(O_o^o) = 0 \text{ and } M(O_o^c) = 1 \\ M(O_o^o) = 1 \text{ and } M(O_o^c) = 0 \end{cases}$$

$$\tag{4b}$$

$$M(B_b) = \begin{bmatrix} 0 \\ 1 \end{bmatrix}$$
 then $\begin{cases} M(B_b^o) = 0 \text{ and } M(B_b^c) = 1 \\ M(B_b^o) = 1 \text{ and } M(B_b^c) = 0 \end{cases}$ (4c)

5 Accumulation tokens problems

Propose of this investigation to the accumulation tokens problems, it is set logical functions to enable marking for places O_o and B_b . In Eqs. 5a and 5b, they are to enable marking in the output place O_o y B_b respectively, when input structure PN is logical, and if input structure PN is logical OR, then the equations 6a y 6b will be enable marking for places O_o y B_b ; however, if input structure PN has both logicals AND and OR, the Eqs. 7a and 7b will be enable marking for places O_o y B_b .

$$O(t \, \mathbf{\hat{}}_{AND} = \prod M(\mathbf{\hat{}}t) = 1 \, AND \, O(t \, \mathbf{\hat{}}) = 0$$
 (5a)

$$B(t \bullet_{AND} = \prod M(\bullet t) = 1 \ AND \ B(t \bullet) = 0$$
 (5b)

$$O(t \bullet)_{OR} = \sum M(\bullet t) = 1 \text{ AND } O(t \bullet) = 0$$
 (6a)

$$B(t \bullet_{OR} = \sum M(\bullet t) = 1 \text{ AND } B(t \bullet) = 0$$
 (6b)

$$O(t \bullet)_{ANDOR} = \sum \left(\prod (M(\bullet t)_{L1} = 1), \dots, (\prod (M(\bullet t)_{Ll} = 1) \right)$$

= 1 AND $O(t \bullet) = 0$ (7a)

$$B(t \bullet))_{ANDOR} = \sum \left(\prod (M(\bullet t)_{L1} = 1)), ..., (\prod (M(\bullet t)_{Ll} = 1) \right)$$

= 1 AND B(t \underbrace) = 0 (7b)

6 Reset places problems

The Eqs. 4a–4b to model the behavior of energize or deenergize contacts NO and/or NC of one coil, when this is



energize or de-energize in control algorithm in LD.

To consume the mark of outputs places O_o y B_b in one structure PN is considered the marking of inputs places and logical type. The Eqs. 8a and 8b are to reset outputs places O_o y B_b , respectively, with logical and in the structure PN. If structure PN is logical or, then the Eqs. 9a and 9b are to reset outputs places O_o y O_b , respectively; however, the Eqs. 10a and 10b are to reset outputs places O_o y O_b , respectively, when structure has both logical AND and OR.

$$G(L \, \boldsymbol{\uparrow}_{AND} = \prod M \, \boldsymbol{\bullet} \, t) = 0 \, AND \, O(t \, \boldsymbol{\uparrow}) = 1$$
 (8a)

$$G(t \, \P_{AND} = \prod M({}^{\bullet}t) = 1 \, AND \, B(t \, {}^{\bullet}) = 0 \tag{8b}$$

$$G(t \, \boldsymbol{\uparrow}_{OR} = \sum M(\boldsymbol{\bullet} t) = 0 \; AND \; O(t \, \boldsymbol{\bullet}) = 1 \tag{9a}$$

$$G(t \bullet_{OR} = \sum M(\bullet t) = 0 \ AND \ B(t \bullet) = 1$$
 (9b)

$$G(t \bullet))_{ANDOR} = \sum \left(\prod (M(\bullet t)_{L1} = 1), ..., (\prod (M(\bullet t)_{Ll} = 1) \right)$$
$$= 0 \ AND \ O(t \bullet) = 1$$
 (10a)

$$G(t \cdot)))_{ANDOR} = \sum \left(\prod (M(\cdot t)_{L1} = 1)), ..., (\prod (M(\cdot t)_{Ll} = 1) \right)$$

$$= 0 \text{ AND } B(t \cdot) = 1$$
(10b)

7 Ordinary ladder diagram petri net

The formal definition of the Ladder Diagram Petri Net is:

Ordinary LDPN is 5-tuple (**P**, **T**, **W**, **F**, **M**₀), where: $\mathbf{P} = \{I \cup O \cup B \cup G\}$ is a finite set of places, where:

- $I = \{I_1, I_2, I_3, ..., I_i\}$ is a finite set of places that represent physical inputs signals, and by Eqs. 3a and 3b: $I_1 = \{I_1^o \cup I_1^c\}, I_2 = \{I_2^o \cup I_2^c\}, I_3 = \{I_3^o \cup I_3^c\}, ..., I_i = \{I_i^o \cup I_i^c\}$ are places that represent contacts NO and NC of each physical input signal and its marking it in function of the Eq. 4a.
- $O = \{O_1, O_2, O_3, ..., O_o\}$ is a finite set of places that represent physical outputs signals, and by Eqs. 3c and 3d: $O_1 = \{O_1^o \cup O_1^c\}, O_2 = \{O_2^o \cup O_2^c\}, O_3 = \{O_3^o \cup O_3^c\}, ..., O_o = \{O_o^o \cup O_o^c\}$ are places that represent contacts NO and NC of each physical output signal and its marking it in function pf the Eq. 4b.
- $B = \{B_1, B_2, B_3, ..., B_b\}$ is a finite set of places that represent memory signals, and by Eqs. 3e and 3f: $B_1 = \{B_1^o \cup B_1^c\}$, $B_2 = \{B_2^o \cup B_2^c\}$, $B_3 = \{B_3^o \cup B_3^c\}$, ..., $B_b = \{B_b^o \cup B_b^c\}$ are places that represent contacts NO y NC of each memory signal and its marking it function of the Eq. 4c.

 $G = \{G(\mathbf{T}_1), G(\mathbf{T}_2), G(\mathbf{T}_3), ..., G(\mathbf{T}_g)\}$ is a finite set of places to reset outputs places and its marking it in function of the Eqs. 8a, 8b, 9a, 9b, 10a y 10b.

 $\mathbf{T} = \{\mathbf{I}^{c|o} \cup \mathbf{O}^{c|o} \cup \mathbf{B}^{c|o} \cup \mathbf{L} \cup \mathbf{R}\}$ is a finite set of transitions, where:

 $\mathbf{I}^{c|o} = \left\{ \mathbf{I}_{1}^{c|o}, \mathbf{I}_{2}^{c|o}, \mathbf{I}_{2}^{c|o}, \mathbf{I}_{1}^{c|o}, \dots, \mathbf{I}_{i}^{c|o} \right\} \quad \text{is a finite set of transitions}$ that have inputs places I, where $\mathbf{I}_{1}^{c|o} = \left\{ \mathbf{I}_{1}^{c} \cup \mathbf{I}_{1}^{o} \right\}, \mathbf{I}_{2}^{c|o} = \left\{ \mathbf{I}_{2}^{c} \cup \mathbf{I}_{2}^{o} \right\}, \ \mathbf{I}_{3}^{c|o} = \left\{ \mathbf{I}_{3}^{c} \cup \mathbf{I}_{3}^{o} \right\}, \ \dots, \ \mathbf{I}_{i}^{c|o} = \left\{ \mathbf{I}_{i}^{c} \cup \mathbf{I}_{i}^{o} \right\} \text{ are transitions with inputs places } I_{i}^{c} \text{ and } I_{i}^{o} \text{ taht represent contacts NC and NO respectively.}$

 $\mathbf{O}^{c|o} = \left\{ \mathbf{O}_{1}^{c|o}, \mathbf{O}_{2}^{c|o}, ..., \mathbf{O}_{o}^{c|o} \right\} \text{ is a finite set of transitions}$ that have inputs places O, where $\mathbf{O}_{1}^{c|o} = \left\{ \mathbf{O}_{1}^{c} \cup \mathbf{O}_{1}^{o} \right\}$, $\mathbf{O}_{2}^{c|o} = \left\{ \mathbf{O}_{2}^{c} \cup \mathbf{O}_{2}^{o} \right\}$, $\mathbf{O}_{3}^{c|o} = \left\{ \mathbf{I}_{3}^{c} \cup \mathbf{O}_{3}^{o} \right\}$, ..., $\mathbf{O}_{o}^{c|o} = \left\{ \mathbf{O}_{o}^{c} \cup \mathbf{O}_{o}^{o} \right\}$ are transitions with inputs places O_{o}^{c} y O_{o}^{o} that represent contacts NC and NO, respectively.

 $\mathbf{B}^{c|o} = \left\{ \mathbf{B}_{1}^{c|o}, \mathbf{B}_{2}^{c|o}, ..., \mathbf{B}_{b}^{c|o} \right\} \text{ is a finite set of transitions}$ that have both inputs and outputs places B, where $\mathbf{B}_{1}^{c|o} = \left\{ \mathbf{B}_{1}^{c} \cup \mathbf{B}_{0}^{o} \right\}, \mathbf{B}_{2}^{c|o} = \left\{ \mathbf{B}_{2}^{c} \cup \mathbf{B}_{2}^{o} \right\}, \mathbf{B}_{3}^{c|o} = \left\{ \mathbf{B}_{3}^{c} \cup \mathbf{B}_{3}^{o} \right\}, ..., \mathbf{B}_{b}^{c|o} = \left\{ \mathbf{B}_{i}^{c} \cup \mathbf{B}_{b}^{o} \right\} \text{ are transitions with inputs places } B_{b}^{c} \text{ y}$ B_{b}^{o} that represent contacts NC and NO, respectively.

 $\mathbf{L} = \{\mathbf{L}_1, \mathbf{L}_2, ..., \mathbf{L}_l\}$ is a finite set of auxiliary transitions that may have both inputs an outputs places I, O, y B.

 $\mathbf{R} = {\mathbf{R}_1, \mathbf{R}_2, ..., \mathbf{R}_r}$ is a finite set of transitions that have input place G to reset outputs places.

 $F \subseteq (P \times T) \cup (T \times P)$ is a set of arcs.

 $W: F \to \{1\}$ all weights of the arcs are equal to 1. and, $M_0 = P \to \{0, 1\}$ initial marking.

7.1 Marking of the LDPN

The Eqs. 4a–4c to characterization of signals, Eqs. 5a, 5b, 6a, 6b, 7a and 7b to problem of accumulation tokens and Eqs. 8a, 8b, 9a, 9b, 10a and 10b to reset outputs places, these should be evaluated after of each evaluation M_{k+1} of the state matrix to update marking of the LDPN and simulate the dynamic behavior of the cycle PLC-based system. The Fig. 3 shows the relation between places and equations.

The marking of *I* places this in function of the physical inputs signal (sensors).

The obtained *LDPN* of the control algorithm in LD, graphically is ordinary because it has the unit weight in all its arcs, and all its places can only have one token for each scan in the PLC. In the incidence matrix, the number of output places for physical inputs signal transitions correspond to NO and/or NC contacts.

7.2 Rules to simulation of the LDPN

Contacts NC allow energy flow in a control algorithm in LD, therefore, places I_i^c , O_o^c , B_b^c have token initial. Add a this marking token in places of protections of system is



Fig. 3 Equations to simulate the LDPN

obtained initial marking M_0 of the LDPN. Next marking is in function of inputs places, which they are in function of the activation of de-activation process sensors.

To describe and simulate the dynamic behavior of a control algorithm in LD through LDPN are considered the following transition firing rules:

- a) A transition $\mathbf{T} = \{\mathbf{I}^{c|o}, \mathbf{O}^{c|o}, \mathbf{B}^{c|o}, \mathbf{L}, \mathbf{R}\}$ is enable if each input place $\mathbf{P} = (I, O, B, G)$ de \mathbf{T} has token, i.e., $M(\mathbf{P}) = \mathbf{W}(P, T) = 1$.
- b) All transitions enabled should be fired in one same evaluation.
- c) LDPN is binary, so that one enabled transition fired **T** consumes unique token $\mathbf{W}(P,T)=1$ of each input place **P** of **T**, and put one token $\mathbf{W}(T,P)=1$ to each output place **P** of **T**.
- d) To update marking of the LDPN should be considered Eqs. 4a–4c to drain tokens of signal distribution $(I_i^{c|o}, O_o^{c|o}, B_b^{c|o})$, the Eqs. 5a, 5b, 6a, 6b, 7a and 7b to resolver problem of accumulation tokens and Eqs. 8a, 8b, 9a, 9b, 10a and 10b to problem of reset places.

7.3 Analysis of the incidence matrix for signal distribution

Based on the above described conditions, the inhibitor arc may be treated as an ordinary arc in the incidence matrix and in the state equation. The generalized incidence matrix, for the signals distribution from Table 2, is shown in Eq. 11, which it is analogue for the signals of physical output O, and of memory B.

$$a_{ij} = \begin{bmatrix} I_i & I_1^o & I_2^o & \dots & I_i^{no} & I_1^c & I_2^c & \dots & I_i^{nc} \\ \mathbf{I}_i^o & -1 & 1 & 1 & \dots & 1 & 0 & 0 & \dots & 0 \\ \mathbf{I}_i^c & -1 & 0 & 0 & \dots & 0 & 1 & 1 & \dots & 1 \end{bmatrix}$$
(11)

where I_i^{no} y I_i^{nc} represent the number of contacts NO and NC of the signal I_i , which allows reducing the incidence matrix, as shown in Eq. 12.

$$ar_{ij} = \begin{bmatrix} I_i & I_i^o & I_i^c \\ \mathbf{I}_i^o & -1 & \sharp NO & 0 \\ \mathbf{I}_i^c & -1 & 0 & \sharp NC \end{bmatrix}$$
 (12)

where:

$$i(o) = 0, 1, 2, ..., \#NO$$

$$i(c) = 0, 1, 2, ..., \#NC$$

Graphically, the reduction is not possible since each place $I_i^{no} \in I_i^{nc}$ it is independent and it has relationship with different transitions in the PN. Two or more places I_i^{no} y/o I_i^{nc} as input to a same transition are equivalent to have two contacts NO and/or NC of the same signal in a same control line, which it is an inoperative redundancy.

The reduced incidence matrix ar_{ij} can validate the control algorithm's behavior in fault conditions of short circuit and/or open circuit in the input subsystem of the PLC-based control system. The following section describes the proposed validation algorithm.

8 Validation approach

For control algorithms design in LD, two types of specifications, formal and informal, they are mainly considered. Formal specifications include the process safety and operation signals. Informal specifications are proposed by the designer who analyzes the process and develops the corresponding control algorithm, for later testing it in the commissioning of the production system. Therefore, designing control algorithms in LD is developed heuristically based on the experience of the programmer or responsible for the process control [20]. Figure 4 presents the context for control algorithms design in LD for DES.

All system has the possibility of faults in the inputs subsystem, it includes sensors-wire-inputs module, the faults may be short-circuit or open-circuit on one signal. We consider that a risk condition is the unwanted drive of one actuator in process industrial. In control algorithm risk condition is an energized coil, which it is connect with an actuator.




Fig. 4 Context to design control algorithms in LD

Proposed approach includes both failures in two situations, independents faults, and combination of faults in inputs signals. The LDPN is evaluated with a marking of fault, if there is token in any output place O_o is will be necessary to verify the fault condition that originates this and decide whether it should be considered in the control algorithm.

In the PLC-based systems, sensors and their connections to input modules, and output modules and their connections to actuators, can mainly represent two fault types, which they are analyzed in the following section.

8.1 Physical failures in PLC-based control systems

Regardless of the operating principle of sensors and actuators, subsystems sensor-wiring-physical input module and physical output module-wiring-actuator may represent two types of faults: short circuit or open circuit, for each of sensors and/or actuators of the process.

8.1.1 Short circuit fault

Short circuit fault at the input subsystem may occur at a sensor, at wiring, or at one of the input module sections. The fault causes that the corresponding physical input signal remains activated to the control algorithm; that is to say, in each scan of the PLC, the short-circuited signal will always be 1 for its *NO* contacts, and 0 for those *NC*.

In case the fault occurs at the output subsystem, if the fault is at wiring, then the actuators would not energize, the fault produces an overload at the corresponding output of the module; however, if the short circuit is in an output module section, then the output in fault would always be active and consequently the corresponding actuator also. Figure 5 shows the short circuit fault for both cases.




Fig. 5 Short circuit fault in subsystems of ${\bf a}$ inputs and ${\bf b}$ outputs physical signals.

8.1.2 Open circuit fault

Open circuit fault at the input subsystem may also occur at a sensor, at wiring, or at one of the input module sections, causing that the corresponding physical input signal remains disabled to the control algorithm, which produces that the *NO* contacts will always be open, and the *NC* always closed.

In the case of open circuit fault at the output subsystem, regardless of where it occurs, output module section, wiring, or actuator, the corresponding action in the process will never be accomplished, since the actuator will never energize. Figure 6 shows the open circuit fault for both cases. Based on the described analysis about the effects causing faults, it may be determined that the affectation on the control algorithm behavior (not in the process) is mainly at the inputs subsystem, for both fault conditions. Thus, the present research proposes the validation of control algorithms considering only short-circuit and open-circuit faults at the input subsystem to PLCs.

8.2 Validation of control algorithms

A control algorithm has N-number of physical inputs, which may present fault of open circuit and/or short circuit. An input signal can only present one fault at a time. Various signals may present the same fault at a time, or some they are shorted, and the remaining be open-circuited. Equation 13 determines the number of fault possibilities Ft that may occur at the inputs subsystem of the PLC-based control, considering that the operating signal or signals may have value of 1 for active signals, and 0 for those non-active.

$$Ft = \sum_{1}^{n-1} [(2N_I)n] + 2^{N_I}$$
 (13)

where

$$n = 1, 2, ..., N_I$$

 N_I = number of physical input signals.

However, if it was considered that either the short circuit or open circuit fault may be presented in the input




Fig. 6 Open circuit fault in subsystems of (a) inputs and (b) outputs physical signals



signals, regardless the state it has, then the possible fault combination is incremented, as shown in Eq. 14.

$$Ft = 4^{N_I} - 2^{N_I} (14)$$

Each fault option is a situation to evaluate. Considering M_{Ftk} as an initial marking, by using the state equation of PN a marking in fault condition M_{Ftk+1} is obtained (Eq. 15), with which a set of markings in fault conditions \mathbf{M}_{Ft} can be generated.

$$M_{Ftk+1} = M_{Ftk} + ar_{ij}^{T} * u_k (15)$$

where ar_{ij} is the reduced incidence matrix, and u_k is the firing vector, whit k = 1, 2, ..., Ft.

From the formal operating specifications of control algorithms, of their periodic execution, and of their evaluation with the image of the states of physical input signals, the valid markings Mv of system operation can be obtained by using the coverability tree. If a marking Mv is within the set \mathbf{M}_{Ft} , this must be excluded from the validation in fault conditions. For the validation, it should be verified if the PNs places have mark and the fault conditions causing it, that is to say, which sensors are shorted, and which ones are open-circuited; if this is a risk condition, it should be included line or lines of control in the algorithm in order to prevent that combination of faults arises in system operation. It is noteworthy that, in the proposal, the risk condition and its corresponding proposed solution are based on the proficiency and knowledge of the

process programmer. The flowchart in Fig. 6 shows the markings generation in terms of LDPN, considering the possible fault conditions of short circuit (sc) and/or open circuit (oc) of the physical input signals of a PLC-based system.

The initial markings of the physical output signals $M_0[O]$ and of memory $M_0[B]$ are not affected and should be considered together with each of the fault markings F_t for the system global evaluation.


The next section is analyzed an example to show the efficiency of the approach proposed.

9 Case study 1: carwash system

From [21], it is taken the example of an automatic control for a carwash train, as shown in Figs. 7 and 8. The system is composed of:

- a) Reversible main motor, for moving the washing machine along the rail. MP1 for displacement from right to left, and MP2 vice versa.
- b) Brush motor (MC), for car washing.
- c) Fan motor (MV), for car drying.
- d) Electro-valve (XV), for wash liquid applying.
- e) Presence sensor (S3), for car detecting.
- f) Limit switches (S1 and S2), for stopping the machine at the rail endings.
- g) Two pushbuttons (M and P), for machine starting and stopping.

Fig. 7 Carwash system








Fig. 8 Control algorithm of the carwash system

The machine formal specifications are:

- 1. The machine initial state is in the right limit (S2 activated),
- 2. Car in washing position (S3 activated), push the pushbutton M to start operation,
- 3. Machine must accomplish a go-and-back trip with the electro-valves XV and the brush motor MC in operation,
- 4. When the machine goes back to the right limit (S2 is activated again), it must accomplish another go-and-back trip in which only the fan motor MV is running. After the trip, the machine stays in its initial state,
- 5. If the stop pushbutton P is activated, the machine must automatically go back to its initial position.

Table 3 shows the variable assignation for physical input and output signals of the washing system. Variables of the LDPN definition are included.

The carwash system has five physical input signals, so that, based on Eq. 13, the possible fault number is Ft = 132, and by Eq. 14 it would be of Ft = 992. Combinations that, when summed to the initial markings M_0 of the places B_b and O_o , are the fault markings


 M_{ft} to be evaluated. The carwash system at initial conditions only has mark in the place I_1 , corresponding to sensor S2 activated, indicating the machine is in the right limit. Based on the transforming approach LDPN, the corresponding networkof the control algorithm of the carwash system is obtained, as Fig. 9 shows, from which the reduced incidence matrix ar_{ij} of the system can be

Table 3 Addressing of physical input and output signals

Signal	Address	Description	LDPN
S1	E0.0	left limit switch	I_0
S2	E0.1	right limit switch	I_1
S3	E0.2	vehicle detection sensor	I_2
M	E0.3	start pushbutton	I_3
P	E0.4	stop pushbutton	I_4
MP1	A1.0	main engine left turn	O_0
MP2	A1.1	main engine right turn	O_1
MV	A1.2	drying fan	O_2
MC	A1.3	engine of the brushes	O_3
XV	A1.4	solenoid of the atomizer	O_4



Fig. 9 LDPN control algorithm of carwash system



obtained, which is not presented by reasons of size and space.

Based on the results from the fault conditions evaluation, matrix from Eq. 16 shows the risk conditions. The open circuit fault does not generate marking at places O_o of system output.

$$\begin{bmatrix} I_0 & I_1 & I_2 & I_3 & I_4 & \dots & O_0 & O_1 & O_2 & O_3 & O_4 \\ 0/1 & 0/1 & 0/1 & 0/1 & sc & \dots & 0 & 1 & 0 & 0 & 0 \\ sc & 0/1 & 0/1 & 0/1 & sc & \dots & 0 & 1 & 0 & 0 & 0 \\ 0/1 & 0/1 & sc & 0/1 & sc & \dots & 0 & 1 & 0 & 0 & 0 \\ 0/1 & 0/1 & 0/1 & sc & sc & \dots & 0 & 1 & 0 & 0 & 0 \\ sc & sc & 0/1 & 0/1 & sc & \dots & 0 & 1 & 0 & 0 & 0 \\ sc & 0/1 & 0/1 & sc & sc & \dots & 0 & 1 & 0 & 0 & 0 \\ sc & 0/1 & sc & sc & sc & \dots & 0 & 1 & 0 & 0 & 0 \\ sc & sc & sc & sc & sc & 0/1 & \dots & 1 & 0 & 0 & 1 & 1 \end{bmatrix}$$

$$(16)$$

Where sc represents the short circuit fault. It can be observed that the place I_4 , regardless of if other places have mark either by fault or normal system operation, it sets mark in the place O_1 corresponding to actuating the motor MP_2 moving the machine toward the right side, which it is a hazardous condition for both people and for the system. The stop signal P must completely stop the machine and not starting the motor toward the right side, which it will not stop if S2 has short circuit fault.

Furthermore, if places I_0 , I_1 , I_2 e I_3 , they are in short circuit fault, a mark will be placed at the output places O_0 , O_3 , and O_4 corresponding to actuating the motor MP_1 moving the machine toward the left side, as well as the brush motor MC and of the energizing of the electro-valve XV, which it is also a hazardous condition for both people and for the system.

10 Conclusions

Having safe control algorithms for people as well as for the industrial machines or processes still remains a problem addressed by researchers from universities and research centers of proprietary firms related to the development of PLCs and their programming interfaces. Semantics and syntax of the interfaces cover the security aspects so that the control algorithm is executed on PLC; however, it still remains indispensable an updated and experienced knowledge of the responsible of designing the control algorithms in order to ensure the processes safety.

The validation proposal allows evaluating the behavior of the control algorithm in possible fault conditions of short circuit and/or open circuit in the physical input signals (sensors) in order to determine risk and/or danger conditions that may occur in the industrial process, and thus take the appropriate security measures before their implementation, or even if these are already implemented on the PLC-based systems.

As far as we know, control algorithms validation is mainly carried out based on theoretical concepts, such as, liveliness, coverability, among others. The presented validation approach is based on the possibility of that real faults (short circuit and/or open circuit) occur at the subsystem sensor-wiring-input module, of PLC-based systems, which allows predicting risk or danger conditions in industrial machines and processes.

Furthermore, it is important to evaluate the formal specifications of the processes in order to take security measures in fault conditions of the physical input signals, even though this could represent an additional cost due to having to consider more sensors.

References

- International Electrotechnical Commision IEC61131-3 (2003) Programmable Controllers: Programming Languages, International standard, segunda edición
- Barbosa H, Déharbe D (2012) Formal verification of PLC programs using the B method, Lecture Notes Computer Science, vol 7316, pp 353–356
- Wang R, Zhou M, Yin L, Zhang L, Sun J, Ming G (2012) Modeling and validation of PLC-controlled systems: a case study. In: IEEE 6th international symposium on theoretical aspects of software engineering, pp 161–166
- Grobelna I, Grobelny M, Adamski M (2010) Petri nets and activity diagrams in logic controller specification transformation and verification. In: 607–612
- Ljungkrantz O, Akesson K, Fabian M, Yuan C (2010) Formal specification and verification of industrial control logic components. IEEE Trans Autom Sci Eng 7(3):538–548
- Park SC, Park CM, Wang G (2008) PLCStudio: simulation based PLC code verification. In: Winter simulation conference, pp 222-228
- 7. Thapa D, Park CM, Dangol S, Wang G (2006) III-phase verification and validation of IEC standard programmable logic controller. In: International conference on computational intelligence for modelling control and automation, and international conference on intelligent agents, web technologies and internet commerce
- Hou Y, Cheng Q, Qiu A, Jin Y (2015) A new method of sensor fault diagnosis for under-measurement system based on space geometry approach. Int J Control Autom Syst 13(1):39– 44
- Bao J, Wu H, Yan Y (2014) A fault diagnosis system-PLC design for system reliability improvement. Int J Adv Manuf Technol
- Huai L, Cheng C (2013) Reliability design of PLC-based control system. In: IEEE 9th international conference on natural computation, pp 1671–1675
- Kuzmin EV, Šokolov VA (2013) On construction and verification of PLC programs. Autom Control Comput Sci 47(7):443–451
- Qin S, Wang G (2012) A study of fault detection and diagnosis for PLC controlled manufacturing system. In: IEEE international conference semantic computating, Part I, pp 373–382
- Wu Z, Hsieh S (2012) A realtime fuzzy Petri net diagnoser for detecting progressive faults in PLC based discrete manufacturing system. Int J Adv Manuf Technol 61:405–421
- Malik AH, Mehmood T, Choudhry MA, Hanif A (2010) A generic procedure for troubleshooting of PLC based control systems. In:



- IEEE 11th international conference control, automation, robotics and vision, pp 732–737
- IEEE Recommended Practice for Validation of Computational Electromagnetics Computer Modeling and Simulations, IEEE Std 1597.2-2010,pp 1,124 (2011)
- International Electrotechnical Commision IEC61131-1 (2003)
 General Information, International standard, segunda edición
- International Electrotechnical Commision IEC61131-8:ProgrammableControllers (2003) Guidelines for the application and implementation of programming languages, international standard, segunda edición
- Quezada JC, Medina J, Flores E, Seck Tuoh JC, Hernández N (2014) Formal desing methodology for transforming ladder diagram to Petri nets. Int J Adv Manuf Technol 73:821–836
- 19. Murata T (1989) Petri nets: properties, analysis and applications. Proc IEEE 77(4):541–580
- Lee J, Lee JS (2009) Conversion of ladder diagram to petri net using module synthesis technique. Int J Model Simul 29 (1)
- Mandado E, Acevedo JM, Fernández C, Armesto JI Autómatas Programables y Sistemas de Automatización, Segunda edición, Alfaomega, ISBN: 978-607-7686-73-6

